

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.8

 Welcome  
 United States Patent and Trademark Office

 IEEE Xplore®  
 1 Million Documents  
 1 Million Users  
 ABSTRACT PLUS

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

[Search Results](#) [PDF FULL-TEXT 728 KB] [DOWNLOAD CITATION](#)


## Efficient orthonormality testing for synthesis with pass-transistor selectors

Berkelaar, M. van Ginneken, L.P.P.P.

Eindhoven Univ. of Technol., Netherlands;

*This paper appears in: Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on*

Meeting Date: 11/05/1995 - 11/09/1995

Publication Date: 5-9 Nov. 1995

Location: San Jose, CA USA

On page(s): 256 - 263

Reference Cited: 8

Inspec Accession Number: 5145240

### Abstract:

This paper presents the mapping problem for **pass transistor** selector mapping, which has not been addressed before. **Pass transistor synthesis** is potentially important for semi- or full-custom design techniques, which are increasingly attracting attention. **Pass transistors** have the advantage that fewer transistors are needed, and that circuits with high fanin and small delay can be constructed. Technology mapping approaches in the existing literature cannot handle these selectors, due to the restriction of I-hot encoding of the control signals. We present a new algorithm to address this problem, which is based on the novel idea of a general Boolean Oracle. Our oracle is based on ATPG techniques, and compared to BDDs, the oracle has the advantage that failure to complete only affects optimization locally, and does not hinder optimization elsewhere in the logic. A limitation of BDDs is that it is difficult to complete the algorithm if a **BDD** grows too large. The experimental results show up to 82% improvement in transistor count for the MCNC combinatorial multi-level examples

### Index Terms:

ATPG techniques [general Boolean Oracle](#) [logic CAD](#) [logic design](#) [logic synthesis](#) [logic testing](#) [mapping problem](#) **pass transistor** selector mapping [transistor circuits](#) [ATPG techniques](#) [general Boolean Oracle](#) [logic CAD](#) [logic design](#) [logic synthesis](#) [logic testing](#) [mapping problem](#) **pass transistor** selector mapping [transistor circuits](#)

### Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

---

[Search Results](#) [\[PDF FULL-TEXT 728 KB\]](#) [DOWNLOAD CITATION](#)

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC](#)  
[Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.3

 Welcome  
 United States Patent and Trademark Office

 IEEE Xplore®  
 1 Million Documents  
 1 Million Users

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

» Search Results

## Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

## IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **9** of **1067317** documents.  
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

## Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.


☐ Check to search within this result set

## Results Key:

**JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard

## 1 Top-down pass-transistor logic design

*Yano, K.; Sasaki, Y.; Rikino, K.; Seki, K.;*

Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 6 , June 1996

Pages:792 - 803

[\[Abstract\]](#)   [\[PDF Full-Text \(1380 KB\)\]](#)   IEEE JNL

## 2 Efficient orthonormality testing for synthesis with pass-transistor selectors

*Berkelaar, M.; van Ginneken, L.P.P.P.;*

Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995

IEEE/ACM International Conference on , 5-9 Nov. 1995

Pages:256 - 263

[\[Abstract\]](#)   [\[PDF Full-Text \(728 KB\)\]](#)   IEEE CNF

## 3 Analysis and synthesis of combinational pass transistor circuits

*Pedron, C.; Stauffer, A.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 7 , Issue: 7 , July 1988

Pages:775 - 786

[\[Abstract\]](#)   [\[PDF Full-Text \(824 KB\)\]](#)   IEEE JNL

## 4 Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS

*Oklobdzija, V.G.; Soderstrand, M.; Duchene, B.;*

Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest Symposium on , Volume: 1 , 13-16 Aug. 1995

Pages:298 - 301 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) [IEEE CNF](#)

---

**5 Logic synthesis for pass-transistor design**

*Oklobdzija, V.G.; Duchene, B.;*

Solid-State and Integrated Circuit Technology, 1995 4th International Conference on , 24-28 Oct. 1995

Pages:103 - 105

[\[Abstract\]](#) [\[PDF Full-Text \(176 KB\)\]](#) [IEEE CNF](#)

---

**6 Synthesis of current-mode pass transistor networks**

*Ishizuka, O.; Takarabe, H.; Tang, Z.; Matsumoto, H.;*

Multiple-Valued Logic, 1991., Proceedings of the Twenty-First International Symposium on , 26-29 May 1991

Pages:139 - 146

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) [IEEE CNF](#)

---

**7 Behavior of self-checking checkers for 1-out-of-3 codes based on pass-transistor logic**

*Buonanno, G.; Salice, F.; Sciuto, D.;*

Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on , Volume: 3 , 28 April-3 May 1995

Pages:1924 - 1927 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(492 KB\)\]](#) [IEEE CNF](#)

---

**8 A multilevel factorization technique for pass transistor logic**

*Jaekel, A.; Jullien, G.A.; Bandyopadhyay, S.;*

VLSI Design, 1996. Proceedings., Ninth International Conference on , 3-6 Jan. 1996

Pages:339 - 340

[\[Abstract\]](#) [\[PDF Full-Text \(144 KB\)\]](#) [IEEE CNF](#)

---

**9 Pass-transistor dual value logic for low-power CMOS**

*Oklobdzija, V.G.; Duchene, B.;*

VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical Papers., 1995 International Symposium on , 31 May-2 June 1995

Pages:341 - 344

[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) [IEEE CNF](#)

---

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)**IEEE Xplore**  
RELEASE 1.8Welcome  
United States Patent and Trademark Office**IEEE Xplore®**  
1 Million Documents  
1 Million Users[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)[Quick Links](#)[» Search Results](#)**Welcome to IEEE Xplore®**

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

**Tables of Contents**

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

**Search**

- ☐ By Author
- ☐ Basic
- ☐ Advanced

**Member Services**

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

**IEEE Enterprise**

- ☐ Access the IEEE Enterprise File Cabinet

Your search matched **1** of **1067317** documents.A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.

☐ Check to search within this result set**Results Key:****JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard**1 Efficient orthonormality testing for synthesis with pass-transistor selectors***Berkelaar, M.; van Ginneken, L.P.P.P.;*Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995  
IEEE/ACM International Conference on , 5-9 Nov. 1995  
Pages:256 - 263[\[Abstract\]](#)   [\[PDF Full-Text \(728 KB\)\]](#)   **IEEE CNF** **Print Format**[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

EAST - [default1.wsp:1]

File View Edit Tools Window Help

Drafts

BRS:

Pending

Active

L1: (5116) 716/\$.ccls.

L2: (1007) logic adj synthesis

L3: (3858) pass adj transistor

L4: (142) binary adj2 decision adj2 diagram

L5: (24) 3 and 4

L6: (7) 2 and 5

L8: (7) 7 not 6

L7: (14) 1 and 5

Failed

Saved

Favorites

Tagged (1)

UDC

Queue

Trash

|   | U                                   | 1                        | Document ID   | Issue Date | Pages    | Title   |   |
|---|-------------------------------------|--------------------------|---------------|------------|----------|---|---|
| 1 | <input type="checkbox"/>            | <input type="checkbox"/> | US 6720797 B2 | 20040413   | 35       | Pass transistor circuit with exclusive controls                 | 3 |
| 2 | <input checked="" type="checkbox"/> | <input type="checkbox"/> | US 6631510 B1 | 20031007   | 21       | Automatic generation of programmable logic device architectures | 7 |
| 3 | <input type="checkbox"/>            | <input type="checkbox"/> | US 6591401 B2 | 20030708   | 106      | Pass transistor logic circuit and a method of designing thereof | 7 |
| 4 | <input checked="" type="checkbox"/> | <input type="checkbox"/> | US 6499129 B1 | 20021224   | 24       | Method of estimating performance of integrated circuit designs  | 7 |
| 5 | <input checked="" type="checkbox"/> | <input type="checkbox"/> | US 6496956 B2 | 20021217   | 108      | Pass-transistor logic circuit and a method of designing thereof | 7 |
| 6 | <input checked="" type="checkbox"/> | <input type="checkbox"/> | US 6353919 B1 | 20020305   | 108<br>1 | Pass-transistor logic circuit and a method of designing thereof | 7 |
| 7 | <input type="checkbox"/>            | <input type="checkbox"/> | US 6301692 B1 | 20011009   | 65       | Method for designing layout of                                  | 7 |